F/G.1

FIG.2




FIG.3





FIG.4







FIG.5



76.6




FIG.8A






FIG.8B





F/G.5




FIG. 10

FIG.11





FIG.12






FIG. 13





FIG. 14



<del>7</del>1G.15




FIG. 16

FIG.17




FIG.18





FIG.19






FIG.20




FIG.2




FIG.22

09 20 CWWL2 LWWL3 WWL4 ر WWL1 7 7  $\mathrm{SL4}{\sim}$ L. READ/WRITE CONTROL CIRCUIT READ/WRITE CONTROL CIRCUIT  $\sim$ BL4 SL3~ #  $\sim$ BL3 7  $SL2 \sim$ 7  $\sim$ BL2 - MC ATR MTJ ! SL1∼ Vss 77  $\sim$ BL1 RWL2 10-/-ROW RWL1 WORD LINE DRIVER COLUMN

FIG.23





FIG.24

FIG.25






FIG.26

F1G.2




FIG.28

FIG.29





FIG.30






FIG.31




FIG.32




FIG.33

、WWL2 赤 \WWL1 **SL2** SL1 READ/WRITE CONTROL CIRCUIT READ/WRITE CONTROL CIRCUIT BL4~ BL3~ -WC MTJATR BL2~ RWL1 BL1~ RWL2 10--ROW DIRECTION **CRWL3 CRWL4** WORD LINE DRIVER COLUMN ල FIG.34

20

ss 4

99




FIG.35

99 20 「WWL3 升 、WWL2 赤 SL2 SL3 SL1 READ/WRITE CONTROL CIRCUIT READ/WRITE CONTROL CIRCUIT  $BL4\sim$ }  $BL3\sim$ ---MC MTJATR  $BL2\sim$  $BL1\sim$ FWL2 PWL4 10----RWL1 / RWL3 ROW DIRECTION WORD LINE DRIVER COLUMN DIRECTION ္တ.

Vss

FIG.36

-1G.3;

βф 64-1 64-27 64-3-64-4 8 DRWL1 Nss/ DRWL2 **RWL1** ~WWL1 <del>오</del> RWL3 RWL2 ~WWL2 25.71 RWL4 RČG1 BL2 RČG2 (/BL1) WCG3 FRCG3 / WCG4 (/BL3) 上VWCG2 **B**1 RCG4 WCG1 <u>Q</u> WCSL4 WCSL3 COLUMN
DECODER RCSL2 WCSL1 RCSL1 COLUMN 53a F F ₹ ROW DIRECTION 50W Nw2 Nr2 DATA WRITE CIRCUIT කු DATA READ CIRCUIT **POUT** ★ † No 띪 ₩

F/G.32




FIG.40





FIG.41






FIG.42




FIG.43




FIG.44

FIG.45




FIG.46

ss/

FIG.47





FIG.48



-1G.49




FIG.51





FIG.52






FIG.53




FIG.54




FIG.55




FIG.56




FIG.57




FIG.58




FIG.59

FIG.60





FIG.61






FIG.62




FIG.63




FIG.64




FIG.65





FIG.66



F/G.6




FIG.68

FIG.69




FIG.70






FIG.71








FIG.73




FIG.74




FIG. 76

₩2 ~WWL1  $\frac{77}{\text{Vss}}$   $\frac{40}{}$ <u>Ş</u> RWL3 RWL2  $^{\prime}$  WWL2 $\sim$ WCSL4 (WBL4) WCSL2 WBL2 (WBL1) RWL4 WBL3 RCG4 RBL4 | (/RBL3)-CG2 WCG3 SG2 WCSL3 A RCG3 RBL3 WÇG1 WBL1 # RCG1 RBL1 WCSL1 L'RCSL2 PRCSL1 7D1/0P RCG2  $\bigcirc$ COLUMN 53a **≥** ₹ ROW DIRECTION . 20w Nr2 DATA READ CIRCUIT 20 DATA WRITE CIRCUIT NW2

65-1

8

-63-2 65-3

~Rm

WCSL2

WCSL1

-63-3 65-4

WCSL3

-63-4

WCSL4




FIG.79








FIG.80












FIG.84




FIG.85




FIG.86




FIG.87

FIG.88 PRIOR ART




FIG.89 PRIOR ART




FIG.90 PRIOR ART




FIG.91 PRIOR ART




FIG.92 PRIOR ART




FIG.93 PRIOR ART

